

LCFC Confidential

ADL-P LCFC Griffin Schematics Document

Griffin / Roc M/B SCHEMATICS


Intel AlderLake Processy with DDR4

REV:0.01

T14/P14s Gen3, T16/P16s Gen1 Block Diagram

Project Code: JT4C0 / JP4C0 / JT6C0 / JP6C0

2021 Mar' 21



Document Number				
Doc	Custom	File	Block Diagram	
Date	Friday, December 18, 2021	Sheet	3	of 136

LCFC

10.11.4 Power States

Table 760. System with M3 State Supported

Rails	S4 On	S0/S1 Off	C101	S0/S1 Off	S3/M3	S3/M3 Off	S4 and S5/M3	S4 and S5/M3 Off	Deep S4/S5	G31
VCCRTC	All	On	On	On	On	On	On	On	On	On
VCCDWM_3P3	All	On	On	On	On	On	On	On	No Power	No Power
VBMATA (VDC)	All	On	On	On	On	On	On	On	No Power	No Power
VCCPRM_3P3	All	On	On	On	On	On	On	On	Off	No Power
VCCPRM_1P8	All	On	On	On	On	On	On	Off	No Power	No Power
VCCPRM_0P82	S	On	On	On	On	On	On	Off	No Power	No Power
VCCPRM_1P05	S	On	On	On	On	On	On	Off	No Power	No Power
V3_3M3	All	On	On	Off	On ¹¹	Off	On ¹¹	Off	Off	No Power
V1_3M3	All	On	On	Off	On ¹¹	Off	On ¹¹	Off	Off	No Power
VDS2	All	On	On	On	On	On	Off	Off	Off	No Power
VPP	All	On	On	On	On	On	Off	Off	Off	No Power
VCC1P05_PRODC	All	On	On	On	On ^{11, 12}	On ^{11, 12}	On ^{11, 12}	Off	No Power	No Power
VCCIN_AUX	All	On	On ¹³	Off ¹⁴	On ¹⁵	Off	On ¹⁵	Off	No Power	No Power
VCC1P8_PRODC	All	On	On ¹³	Off ¹⁴	On ¹⁵	Off	On ¹⁵	Off	No Power	No Power
continued...										

Rails	S4 On	S0/S1 Off	C101	S0/S1 Off	S3/M3	S3/M3 Off	S4 and S5/M3	S4 and S5/M3 Off	Deep S4/S5	G31
VCC_M3P3 ¹⁷	F	On	Off ¹¹	Off ¹¹	Off	Off	Off	Off	Off	No Power
VCCDWM	All	On	Off ¹¹	Off	Off	Off	Off	Off	Off	No Power
VCCST	All	On	Off ¹¹	Off	Off	Off	Off	Off	Off	No Power

Notes:

1. The states of the system without RTC well powered can also be considered G3.
2. VCCIN_AUX may turn off if the VDSn are low.
3. S0/M3 state includes all Package C states from C3-C10.
4. Assume S0P_3M3 and CPU_C101_GATE# have asserted from the PCH.
5. V3_3M3 and V1_3M3 are platform rails used by external devices which are operating during S0/M3 states. These rails are not used directly by the CPU/PCH, and are not present on non-M3 supported systems.
6. NA.
7. NA.
8. NA.
9. NA.
10. For no M3 support on external devices, V3_3M3/V1_3M3 will be Off in S0/M3.
11. NA.
12. If VCCIN_AUX is On, VCC1P05_PRODC needs to be On.
13. VCC1P05_PRODC can be turned On in S3 states through VCCST_OVERBROD.
14. VCCIN_AUX may be On in these power states if required by the SOC.
15. For systems that use CPU based PCH parts this procedure requires that any time AUX is On at a non-zero voltage that VCC1P8_PRODC be powered as well. This means that the VCC1P8_PRODC enable must use the AUX_VDSn as part of the enable logic since AUX can be On in S4 states with PCH based PCH parts.
16. NA.
17. This supply is expected to be Off during states where CPU_C101_GATE# is asserted. It may be left on during this condition but the Processor will not achieve it's lowest power consumption. Specific power up scenarios apply when exiting this state.
18. If M3P3 is not used, this power rail will be powered by VCC1P05_PRODC and stays On in S0n. If M3P3 is used with a LDO to make 1.24V its enable should be controlled by CPU_C101_GATE# to allow shutdown in S0n.
19. VCC_M3P3 must stay with or after VCC1P05_PRODC. Requirements before DWP for state of implementation. While exiting from S0n, must be ramped by the time STG timer expires in PCH (S0n). No specific order required for discharge requirement.

Document Number

LCFC

Size
A

Title
EC list

Rev
0.01

Date: Friday, December 03, 2021 Sheet 3 of 130

Griffin/Roc EVT Planar Logic Schematics

001.Project Name
002.Block diagram
003.EC list Or Component Tolence
004.Title Page
005.CPU(01/16):DDI/Type-C
006.CPU(02/16):DDR(1/2)
007.CPU(03/16):DDR(2/2)
008.CPU(04/16):MISC/JTAG
009.CPU(05/16):SPI/ESPI/SMB/CL
010.CPU(06/16):I2C/SH/UART/GPIO
011.CPU(07/16):AUDIO
012.CPU(08/16):PCIe/USB/SATA
013.CPU(09/16):CSI-2/CNVI
014.CPU(10/16):CLOCK SIGNALS
015.CPU(11/16):SYSTEM PM
016.CPU(12/16):CPU Power (1/2)
017.CPU(13/16):CPU Power (2/2)
018.CPU(14/16):PCH Power
019.CPU(15/16):GND
020.CPU(16/16):CFG/RESERVED
021.MIP160 DEBUG PORT
022.SPI FLASH
023.HTC BATTERY
024.BLANK
025.DDR4 SUB CHANNEL-A MD_1
026.DDR4 SUB CHANNEL-A MD_2
027.DDR4 SUB CHANNEL-B SODIMM_1
028.DDR4 SUB CHANNEL-B SODIMM_2
029.(BLANK)
030.(BLANK)
031.GN18/20-S5 OVR-M
032.GN18/20-S5(1/7) PEG I/F
033.GN18/20-S5(2/7) VRAM I/F
034.GN18/20-S5(3/7) DIGITA / XTAL
035.GN18/20-S5(4/7) STRAP / GPIO
036.GN18/20-S5(5/7) POWER
037.GN18/20-S5(6/7) POWER 2
038.GN18/20-S5(7/7) GND
039.GN18/20-S5 : GDDR6 VRAM CH_A
040.GN18/20-S5 : GDDR6 VRAM CH_A CAP

041.BLANK
042.MEC1723 (1/3)
043.MEC1723 (2/3)
044.MEC1723 (3/3)
045.Keyboard / Track point
046.TOUCH PAD/FPR POINT/PWR BTN
047.FAN
048.APS G-SENSOR
049.HPD G-SENSOR
050.Think Engine (1/2)
051.Think Engine (2/2)
052.BLANK
053.HDMI Retimer & Connector
054.Thunderbolt Retimer B (1/2)
055.Thunderbolt Retimer B(2/2)
056.Thunderbolt Retimer C(1/2)
057.Thunderbolt Retimer C(2/2)
058.(BLANK)
059.USB PD Controller
060.(BLANK)
061.Thunderbolt C Connector PORT C
062.Thunderbolt C Connector PORT B
063.(BLANK)
064.(BLANK)
065.TYPEC_DCIN
066.(BLANK)
067.USB TYPE-A CONNECTOR (AOU)
068.USB TYPE-A CONNECTOR
069.(BLANK)
070.M.2 Socket 3 Module I/F
071.(BLANK)
072.M.2 Type 1216 Module
073.(BLANK)
074.M.2 Socket 2 Module I/F
075.(BLANK)
076.GBE Jacksonville
077.(BLANK)
078.RJ45 Connector
079.(BLANK)
080.(BLANK)

081.(BLANK)
082.(BLANK)
083.Audio Codec (ALC3286)
084.Audio Connector
085.Audio Jack
086.Audio Speaker
087.Audio Beep
088.ENERGY ESTIMATION ENGINE
089.(BLANK)
090.(BLANK)
091.(BLANK)
092.(BLANK)
093.Smart Card Reader / NFC
094.LCD / Touch Interface
095.LID / IR Camera / MIC
096.(BLANK)
097.(BLANK)
098.Discrete TPM 2.0
099.(BLANK)
100.(BLANK)

101.BATTERY INPUT
102.BATTERY CHARGER (BQ25710)
103.DC/DC VCC5M (NB690)
104.DC/DC VCC5M_PD (NB693GQ)
105.DC/DC VCC3M (TPS51393P)
106.DC/DC VCC1R065A/(NB705)
107.DC/DC VCC1R8_SUS (TPS56637R)
108.DC/DC ADL(MP2964)
109.DC/DC VCCCPUCORE(MP86971)
110.DC/DC VCCCPUCORE_DE_CAP
111.DC/DC VCCGT(MP86943)
112.DC/DC VCCPCHCORE(MP2961)
113.DC/DC VCCPCHCORE_DE_CAP
114.BLANK
115.DC/DC VCCGFXCORE_D (NCP8127)
116.DC/DC VCC1R2VIDEO(MP2941A)
117.DC/DC VCC1R8VIDEO (BD9B304)
118.Load SW VIDEO
119.DC/DC VCC1R0VIDEO(BD9B304)
120.LOAD SW VCC3_SUS
121.LOAD SW VCCST & VCCSTG
122.LOAD SW LAN
123.LOAD SW B
124.LOAD SW TOUCH PANEL
125.(BLANK)
126.(BLANK)
127.(BLANK)
128.System Power Tree
129.System Power Sequence
130.(BLANK)

TABLE: Chip Part Dimension

Size [mm]	mm Size Code	Inch Size Code
0.40 x 0.20	0402	01005
0.60 x 0.30	0603	0201
1.00 x 0.50	1005	0402
1.60 x 0.80	1608	0603
2.00 x 1.25	2125	0805
2.00 x 1.60	2016	0806
2.50 x 2.00	2520	1008
3.20 x 1.60	3216	1206
3.20 x 2.50	3225	1210
4.50 x 1.60	4516	1806
4.50 x 2.50	4525	1810
4.50 x 3.20	4532	1812
5.00 x 2.50	5025	2010
6.40 x 3.20	6432	2512






↑
LOGIC

TABLE: Chip Capacitor Thermal Characteristics



		Code
-55 to 150degC	+/-30ppm/degC	NPO
-55 to 125degC	+/-30ppm/degC	C0G
-55 to 125degC	+/-15%	X7R
-55 to 105degC	+/-22%	X6S
-55 to 85degC	+/-15%	X5R




TABLE: Chip Capacitor Tolerance

Tolerance	Code
+/-0.25pF	C
+/-0.5pF	D
+/-5%	J
+/-10%	K
+/-20%	M
+80/-20%	Z









Part	MIP160	DCI 2.0
R0808	ASM	NO_ASM
R0809	ASM	NO_ASM

TABLE : Functional Strap


GPP_C5/SML0ALERT# (Boot Strap Bit 0)	
GPP_H0 (Boot Strap Bit 1)	
GPP_H1 (Boot Strap Bit 2)	
GPP_H2 (Boot Strap Bit 3)	
0000b	Master Attached Flash Configuration (Default)
0010b	Master Attached Flash Configuration eSPI is disable
0100b	BIOS on eSPI Peripheral Channel CSME on master attached device
1000b	Slave Attached Flash Configuration
1100b	BIOS on eSPI Peripheral Channel CSME on slave attached SPI

TABLE : Functional Strap


GPP_F7 (Reserved) - Should Sample LOW	
HIGH	
LOW	(Default)

TABLE : Functional Strap

GPP_F10 (Reserved) - Should Sample LOW	
HIGH	
LOW	(Default)



Project	FC Controller	FC Controller
Topography	PD port A	PD port B
FC0 CLK0 Data Name	FC0 CLK0	FC0 CLK0
FC0 CLK0 Data Name	FC0 CLK0	FC0 CLK0
FC0 CLK0 Data Name	FC0 CLK0	FC0 CLK0
FC0 CLK0 Data Name	FC0 CLK0	FC0 CLK0
FC0 CLK0 Data Name	FC0 CLK0	FC0 CLK0
FC0 CLK0 Data Name	FC0 CLK0	FC0 CLK0
FC0 CLK0 Data Name	FC0 CLK0	FC0 CLK0
FC0 CLK0 Data Name	FC0 CLK0	FC0 CLK0
FC0 CLK0 Data Name	FC0 CLK0	FC0 CLK0



LEVEL	4	3	2
1	NA	NA	NA
0	ASM	ASM	ASM


TABLE:						
MEMORYID[4:2]	U2501,U2601,U2701,U2801				Total Memory	LCFC PN
	Supplier	Supplier's P/N	Capacity			
0h (000b)	Micron	MT40A2G16RC-062E:B	16Gb	SDP	8GB	SA0000AMK10
1h (001b)		MT40A2G16SKL-062E:B	32Gb	DDP	16GB	SA0000ADR00
2h (010b)	Samsung	K4AAG16SW-BOWE		SDP	8GB	SA0000CNR00
3h (011b)		K4AB16SW-MOWE		DDP	16GB	SA0000CPR00
4h (100b)	Hynix	HSANAG6NCJR-XNC		SDP	8GB	SA0000B8K00
5h (101b)		HSANBG6NCMR-XNC		DDP	16GB	SA0000C6T00

LEVEL	Series ID
1	0
0	ThinkPAD
0	TS/X
0	NEC

LEVEL	PLANAR ID
1	NA
0	ASM
0	ASM
0	ASM

LEVEL	PLANARID[3:0]
EVT	0000b
FVT	0001b
SIT	0100b
SVT	1111b

Document Number	LCFC
009_CPU/516:ESPI/SPI/SMB/ASC	







TABLE : Functional Strap

GPP_R2/HDA_SDO/I2S0_TXD	
Flash Descriptor Security Override	
HIGH	Disable Flash Descriptor Security (Override)
LOW	Enable Flash Descriptor Security (Default)





Flexible IO Configuration								
HSIO Port	High Speed Signals	PCI		HSIO Configuration	Descriptor for PCIe	Net Name	PCI	
		Device	Function				Device	Function
PCH L0	USB 3.1 #1 / PCIe Gen3 #1	1Ch	0h	USB 3.1 #1	1x2, 2x1 Lane Reversal Enabled	NA	14h	0h
PCH L1	USB 3.1 #2 / PCIe Gen3 #2		1h	USB 3.1 #2		PCIEX_P2		
PCH L2	USB 3.1 #3 / PCIe Gen3 #3		2h	PCIe Gen3 #3		PCIEX_P1_L1		
PCH L3	USB 3.1 #4 / PCIe Gen3 #4		3h	PCIe Gen3 #4		PCIEX_P1_L0	1Ch	0h
PCH L4	PCIe Gen3 #5	1Ch	4h	PCIe Gen3 #5	4x1 Lane Reversal Disabled	NA		
PCH L5	PCIe Gen3 #6		5h	PCIe Gen3 #6		NA		
PCH L6	PCIe Gen3 #7 (GBE)		6h	PCIe Gen3 #7 (GBE)		PCIEX_P7	1Fh	6h
PCH L7	PCIe Gen3 #8 (GBE)		7h	PCIe Gen3 #8		NA		
PCH L8	PCIe Gen3 #9 (GBE)	1Dh	8h	PCIe Gen3 #9 (x4)	1x4 Lane Reversal	NA		
PCH L9	PCIe Gen3 #10		9h	PCIe Gen3 #10 (x4)	Disabled	NA		
PCH L10	PCIe Gen3 #11 / SATA #0		2h	PCIe Gen3 #11 (x4)		NA		
PCH L11	PCIe Gen3 #12 / SATA #1		3h	PCIe Gen3 #12 (x4)		NA		
CPU_A_L0	PCIe Gen4 xLane 0	06h	0h	PCIe Gen4 (x4) L0	1x4 Lane Reversal	PCIEX_L0		
CPU_A_L1	PCIe Gen4 xLane 1			PCIe Gen4 (x4) L1		PCIEX_L1	06h	0h
CPU_A_L2	PCIe Gen4 xLane 2			PCIe Gen4 (x4) L2	Disabled	PCIEX_L2		
CPU_A_L3	PCIe Gen4 xLane 3			PCIe Gen4 (x4) L3		PCIEX_L3		
CPU_B_L0	PCIe Gen4 xLane 0			PCIe Gen4 (x4) L0	1x4 Lane Reversal	PCIEX_L0		
CPU_B_L1	PCIe Gen4 xLane 1			PCIe Gen4 (x4) L1		PCIEX_L1		
CPU_B_L2	PCIe Gen4 xLane 2			PCIe Gen4 (x4) L2	Disabled	PCIEX_L2		
CPU_B_L3	PCIe Gen4 xLane 3			PCIe Gen4 (x4) L3		PCIEX_L3		

PCIe Port Assignment	
PCIEX_P1	(USB3_P1)
PCIEX_P2	(USB3_P2)
PCIEX_P3	WWAN Lane 1
PCIEX_P4	WWAN Lane 0
PCIEX_P5	(WLAN)
PCIEX_P6	(Reserved)
PCIEX_P7	GbE
PCIEX_P8	(Reserved)
PCIEX_P9	(Reserved)
PCIEX_P10	NVMe SSD
PCIEX_P11	DGPU
SATA Port Assignment	
SATA_P0	(PCIEX_P11)
SATA_P1	(PCIEX_P12)

USB 3.1 Port Assignment	
USB3_P1	Type-A Port (AUG)
USB3_P2	Type-A Port
USB3_P3	(PCIEX_P3)
USB3_P4	(PCIEX_P4)


USB 2.0 Port Assignment	
USB2_P1	Type-A Port (AUG)
USB2_P2	WWAN
USB2_P3	Fingerprint Reader
USB2_P4	RGB / IR Hybrid Camera
USB2_P5	Type-C Port B
USB2_P6	Type-C Port C
USB2_P7	(Type-A Port)
USB2_P8	(Smart Card Reader)
USB2_P9	(RFID)
USB2_P10	(Bluetooth)






Interface	Ball Number	Pin Name	Board Rterm (Ohm)	Board DC resistance (ohms)	Board parasitic capacitance (pF)	Resistor Stuffing	Notes
PCH interface	FC40	CNV_WT_RC OMP	150 ohm +/-1 % pull-down to GND	<0.5	-	Mandatory	Pkg trace + Board trace <1pF should be sufficient

GPIO need to set up "native" and can't have PU resistance.





CFG Signals Functionality and Termination

CFG	Description	Termination	Resistor
EAR	Stall CPU reset sequence until de-asserted. - 1 = (Default) Normal Operation; No stall. - 0 = Stall	Pull-Up to VCCIPDS_PROD	1K ohm
CFG[0]	RSVD	None	
CFG[1]	RSVD	None	

CFG	Description	Termination	Resistor
CFG[2]	PCI Express® Static Rx8 (Num 1011) Lane Number Reversal <ul style="list-style-type: none"> • 1: Normal Operation • 0: Lane Numbers reversed 	Pull-Up to VCC_CFG_PU_OUT / Pull-down- Platform design dependent	1K ohm
CFG[3]	RSVD	None	
CFG[4]	RSVD	None	
CFG[5]	RSVD	None	
CFG[6]	RSVD	NONE	
CFG[8:7]	RSVD	None	
CFG[10:9]	RSVD	Pull-Up to VCC_CFG_PU_OUT ¹	1K Ohm
CFG[13:11]	RSVD	None	
CFG[14]	PEG60 Lane Reversal: <ul style="list-style-type: none"> • - 1: (Default) Normal • 0 - Reversed 	Pull-Up to VCC_CFG_PU_OUT / Pull-down- Platform design dependent	1K ohm
CFG[15]	PEG62 Lane Reversal: <ul style="list-style-type: none"> • - 1: (Default) Normal • 0 - Reversed 	Pull-Up to VCC_CFG_PU_OUT / Pull-down- Platform design dependent	1K ohm
CFG[17:16]	RSVD	None	

Note: 1. To ensure reliable boot across HWM.

Note: 1.To ensure reliable boot across HVM



43	EC_SHD_CLK	EC_SHD_CLK	R2291	1	2	100W 10 5% 0801	EC_SPL_CLK_R
43	EC_SHD_K0	EC_SHD_K0	R2292	1	2	100W 10 5% 0801	EC_SPL_K0_R
43	EC_SHD_K1	EC_SHD_K1	R2293	1	2	100W 10 5% 0801	EC_SPL_K1_R
43	EC_SHD_K2	EC_SHD_K2	R2294	1	2	100W 10 5% 0801	EC_SPL_K2_R
43	EC_SHD_K3	EC_SHD_K3	R2295	1	2	100W 10 5% 0801	EC_SPL_K3_R
43	EC_SHD_K4	EC_SHD_K4	R2296	1	2	100W 10 5% 0801	EC_SPL_K4_R
43	EC_SHD_K5	EC_SHD_K5	R2297	1	2	100W 10 5% 0801	EC_SPL_K5_R
43	EC_SHD_K6	EC_SHD_K6	R2298	1	2	100W 10 5% 0801	EC_SPL_K6_R
43	EC_SHD_K7	EC_SHD_K7	R2299	1	2	100W 10 5% 0801	EC_SPL_K7_R
43	EC_SHD_K8	EC_SHD_K8	R2300	1	2	100W 10 5% 0801	EC_SPL_K8_R
43	EC_SHD_K9	EC_SHD_K9	R2301	1	2	100W 10 5% 0801	EC_SPL_K9_R
43	EC_SHD_K10	EC_SHD_K10	R2302	1	2	100W 10 5% 0801	EC_SPL_K10_R
43	EC_SHD_K11	EC_SHD_K11	R2303	1	2	100W 10 5% 0801	EC_SPL_K11_R
43	EC_SHD_K12	EC_SHD_K12	R2304	1	2	100W 10 5% 0801	EC_SPL_K12_R
43	EC_SHD_K13	EC_SHD_K13	R2305	1	2	100W 10 5% 0801	EC_SPL_K13_R
43	EC_SHD_K14	EC_SHD_K14	R2306	1	2	100W 10 5% 0801	EC_SPL_K14_R
43	EC_SHD_K15	EC_SHD_K15	R2307	1	2	100W 10 5% 0801	EC_SPL_K15_R
43	EC_SHD_K16	EC_SHD_K16	R2308	1	2	100W 10 5% 0801	EC_SPL_K16_R
43	EC_SHD_K17	EC_SHD_K17	R2309	1	2	100W 10 5% 0801	EC_SPL_K17_R
43	EC_SHD_K18	EC_SHD_K18	R2310	1	2	100W 10 5% 0801	EC_SPL_K18_R
43	EC_SHD_K19	EC_SHD_K19	R2311	1	2	100W 10 5% 0801	EC_SPL_K19_R
43	EC_SHD_K20	EC_SHD_K20	R2312	1	2	100W 10 5% 0801	EC_SPL_K20_R
43	EC_SHD_K21	EC_SHD_K21	R2313	1	2	100W 10 5% 0801	EC_SPL_K21_R
43	EC_SHD_K22	EC_SHD_K22	R2314	1	2	100W 10 5% 0801	EC_SPL_K22_R
43	EC_SHD_K23	EC_SHD_K23	R2315	1	2	100W 10 5% 0801	EC_SPL_K23_R
43	EC_SHD_K24	EC_SHD_K24	R2316	1	2	100W 10 5% 0801	EC_SPL_K24_R
43	EC_SHD_K25	EC_SHD_K25	R2317	1	2	100W 10 5% 0801	EC_SPL_K25_R
43	EC_SHD_K26	EC_SHD_K26	R2318	1	2	100W 10 5% 0801	EC_SPL_K26_R
43	EC_SHD_K27	EC_SHD_K27	R2319	1	2	100W 10 5% 0801	EC_SPL_K27_R
43	EC_SHD_K28	EC_SHD_K28	R2320	1	2	100W 10 5% 0801	EC_SPL_K28_R
43	EC_SHD_K29	EC_SHD_K29	R2321	1	2	100W 10 5% 0801	EC_SPL_K29_R
43	EC_SHD_K30	EC_SHD_K30	R2322	1	2	100W 10 5% 0801	EC_SPL_K30_R
43	EC_SHD_K31	EC_SHD_K31	R2323	1	2	100W 10 5% 0801	EC_SPL_K31_R
43	EC_SHD_K32	EC_SHD_K32	R2324	1	2	100W 10 5% 0801	EC_SPL_K32_R
43	EC_SHD_K33	EC_SHD_K33	R2325	1	2	100W 10 5% 0801	EC_SPL_K33_R
43	EC_SHD_K34	EC_SHD_K34	R2326	1	2	100W 10 5% 0801	EC_SPL_K34_R
43	EC_SHD_K35	EC_SHD_K35	R2327	1	2	100W 10 5% 0801	EC_SPL_K35_R
43	EC_SHD_K36	EC_SHD_K36	R2328	1	2	100W 10 5% 0801	EC_SPL_K36_R
43	EC_SHD_K37	EC_SHD_K37	R2329	1	2	100W 10 5% 0801	EC_SPL_K37_R
43	EC_SHD_K38	EC_SHD_K38	R2330	1	2	100W 10 5% 0801	EC_SPL_K38_R
43	EC_SHD_K39	EC_SHD_K39	R2331	1	2	100W 10 5% 0801	EC_SPL_K39_R
43	EC_SHD_K40	EC_SHD_K40	R2332	1	2	100W 10 5% 0801	EC_SPL_K40_R
43	EC_SHD_K41	EC_SHD_K41	R2333	1	2	100W 10 5% 0801	EC_SPL_K41_R
43	EC_SHD_K42	EC_SHD_K42	R2334	1	2	100W 10 5% 0801	EC_SPL_K42_R
43	EC_SHD_K43	EC_SHD_K43	R2335	1	2	100W 10 5% 0801	EC_SPL_K43_R
43	EC_SHD_K44	EC_SHD_K44	R2336	1	2	100W 10 5% 0801	EC_SPL_K44_R
43	EC_SHD_K45	EC_SHD_K45	R2337	1	2	100W 10 5% 0801	EC_SPL_K45_R
43	EC_SHD_K46	EC_SHD_K46	R2338	1	2	100W 10 5% 0801	EC_SPL_K46_R
43	EC_SHD_K47	EC_SHD_K47	R2339	1	2	100W 10 5% 0801	EC_SPL_K47_R
43	EC_SHD_K48	EC_SHD_K48	R2340	1	2	100W 10 5% 0801	EC_SPL_K48_R
43	EC_SHD_K49	EC_SHD_K49	R2341	1	2	100W 10 5% 0801	EC_SPL_K49_R
43	EC_SHD_K50	EC_SHD_K50	R2342	1	2	100W 10 5% 0801	EC_SPL_K50_R
43	EC_SHD_K51	EC_SHD_K51	R2343	1	2	100W 10 5% 0801	EC_SPL_K51_R
43	EC_SHD_K52	EC_SHD_K52	R2344	1	2	100W 10 5% 0801	EC_SPL_K52_R
43	EC_SHD_K53	EC_SHD_K53	R2345	1	2	100W 10 5% 0801	EC_SPL_K53_R
43	EC_SHD_K54	EC_SHD_K54	R2346	1	2	100W 10 5% 0801	EC_SPL_K54_R
43	EC_SHD_K55	EC_SHD_K55	R2347	1	2	100W 10 5% 0801	EC_SPL_K55_R
43	EC_SHD_K56	EC_SHD_K56	R2348	1	2	100W 10 5% 0801	EC_SPL_K56_R
43	EC_SHD_K57	EC_SHD_K57	R2349	1	2	100W 10 5% 0801	EC_SPL_K57_R
43	EC_SHD_K58	EC_SHD_K58	R2350	1	2	100W 10 5% 0801	EC_SPL_K58_R
43	EC_SHD_K59	EC_SHD_K59	R2351	1	2	100W 10 5% 0801	EC_SPL_K59_R
43	EC_SHD_K60	EC_SHD_K60	R2352	1	2	100W 10 5% 0801	EC_SPL_K60_R
43	EC_SHD_K61	EC_SHD_K61	R2353	1	2	100W 10 5% 0801	EC_SPL_K61_R
43	EC_SHD_K62	EC_SHD_K62	R2354	1	2	100W 10 5% 0801	EC_SPL_K62_R
43	EC_SHD_K63	EC_SHD_K63	R2355	1	2	100W 10 5% 0801	EC_SPL_K63_R
43	EC_SHD_K64	EC_SHD_K64	R2356	1	2	100W 10 5% 0801	EC_SPL_K64_R
43	EC_SHD_K65	EC_SHD_K65	R2357	1	2	100W 10 5% 0801	EC_SPL_K65_R
43	EC_SHD_K66	EC_SHD_K66	R2358	1	2	100W 10 5% 0801	EC_SPL_K66_R
43	EC_SHD_K67	EC_SHD_K67	R2359	1	2	100W 10 5% 0801	EC_SPL_K67_R
43	EC_SHD_K68	EC_SHD_K68	R2360	1	2	100W 10 5% 0801	EC_SPL_K68_R
43	EC_SHD_K69	EC_SHD_K69	R2361	1	2	100W 10 5% 0801	EC_SPL_K69_R
43	EC_SHD_K70	EC_SHD_K70	R2362	1	2	100W 10 5% 0801	EC_SPL_K70_R
43	EC_SHD_K71	EC_SHD_K71	R2363	1	2	100W 10 5% 0801	EC_SPL_K71_R
43	EC_SHD_K72	EC_SHD_K72	R2364	1	2	100W 10 5% 0801	EC_SPL_K72_R
43	EC_SHD_K73	EC_SHD_K73	R2365	1	2	100W 10 5% 0801	EC_SPL_K73_R
43	EC_SHD_K74	EC_SHD_K74	R2366	1	2	100W 10 5% 0801	EC_SPL_K74_R
43	EC_SHD_K75	EC_SHD_K75	R2367	1	2	100W 10 5% 0801	EC_SPL_K75_R
43	EC_SHD_K76	EC_SHD_K76	R2368	1	2	100W 10 5% 0801	EC_SPL_K76_R
43	EC_SHD_K77	EC_SHD_K77	R2369	1	2	100W 10 5% 0801	EC_SPL_K77_R
43	EC_SHD_K78	EC_SHD_K78	R2370	1	2	100W 10 5% 0801	EC_SPL_K78_R
43	EC_SHD_K79	EC_SHD_K79	R2371	1	2	100W 10 5% 0801	EC_SPL_K79_R
43	EC_SHD_K80	EC_SHD_K80	R2372	1	2	100W 10 5% 0801	EC_SPL_K80_R
43	EC_SHD_K81	EC_SHD_K81	R2373	1	2	100W 10 5% 0801	EC_SPL_K81_R
43	EC_SHD_K82	EC_SHD_K82	R2374	1	2	100W 10 5% 0801	EC_SPL_K82_R
43	EC_SHD_K83	EC_SHD_K83	R2375	1	2	100W 10 5% 0801	EC_SPL_K83_R
43	EC_SHD_K84	EC_SHD_K84	R2376	1	2	100W 10 5% 0801	EC_SPL_K84_R
43	EC_SHD_K85	EC_SHD_K85	R2377	1	2	100W 10 5% 0801	EC_SPL_K85_R
43	EC_SHD_K86	EC_SHD_K86	R2378	1	2	100W 10 5% 0801	EC_SPL_K86_R
43	EC_SHD_K87	EC_SHD_K87	R2379	1	2	100W 10 5% 0801	EC_SPL_K87_R
43	EC_SHD_K88	EC_SHD_K88	R2380	1	2	100W 10 5% 0801	EC_SPL_K88_R
43	EC_SHD_K89	EC_SHD_K89	R2381	1	2	100W 10 5% 0801	EC_SPL_K89_R
43	EC_SHD_K90	EC_SHD_K90	R2382	1	2	100W 10 5% 0801	EC_SPL_K90_R
43	EC_SHD_K91	EC_SHD_K91	R2383	1	2	100W 10 5% 0801	EC_SPL_K91_R
43	EC_SHD_K92	EC_SHD_K92	R2384	1	2	100W 10 5% 0801	EC_SPL_K92_R
43	EC_SHD_K93	EC_SHD_K93	R2385	1	2	100W 10 5% 0801	EC_SPL_K93_R
43	EC_SHD_K94	EC_SHD_K94	R2386	1	2	100W 10 5% 0801	EC_SPL_K94_R
43	EC_SHD_K95	EC_SHD_K95	R2387	1	2	100W 10 5% 0801	EC_SPL_K95_R
43	EC_SHD_K96	EC_SHD_K96	R2388	1	2	100W 10 5% 0801	EC_SPL_K96_R
43	EC_SHD_K97	EC_SHD_K97	R2389	1	2	100W 10 5% 0801	EC_SPL_K97_R
43	EC_SHD_K98	EC_SHD_K98	R2390	1	2	100W 10 5% 0801	EC_SPL_K98_R
43	EC_SHD_K99	EC_SHD_K99	R2391	1	2	100W 10 5% 0801	EC_SPL_K99_R
43	EC_SHD_K100	EC_SHD_K100	R2392	1	2	100W 10 5% 0801	EC_SPL_K100_R

close to EC








TABLE U2203		
64MB (512Mb) 8x6mm WSON	Part Number	
Winbond	W25Q512JVEIN	SA00008UN00
GigaDevice	GD25B512MEYIGR	SA00008V300
Macronix	MX25L51273GZ4I-08G	SA00008CDT00







VCC2R5A	PDG	LCFC
1uF_0402	8	HW:8/PWR:0
10uF_0603	2	HW:2/PWR:0







Strap Pins <small>See Note</small>			Functions Selected by This Strapping			
STRAP1S	STRAP4A	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCI_E_CFG	VGA_DEVICE
L	L	L	0	0	0	0
L	L	H	0	0	0	1
L	H	L	0	0	1	0
L	H	H	0	0	1	1
H	L	L	0	1	0	0
H	L	H	0	1	0	1
H	H	L	0	1	1	0
H	H	H	0	1	1	1
L	L	M	0	0	0	0
L	L	M	0	0	0	1
L	M	M	0	0	1	0
L	H	M	1	0	1	1
M	L	L	1	1	0	0
M	L	H	1	1	0	1
M	H	L	1	1	1	0
M	H	H	1	1	1	1


Strap Pins <small>See Note</small>			Functions Selected by This Strapping			
STRAP1S	STRAP4A	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCI_E_CFG	VGA_DEVICE
L	L	L	0	0	0	0
L	L	H	0	0	0	1
L	H	L	0	0	1	0
L	H	H	0	0	1	1
H	L	L	0	1	0	0
H	L	H	0	1	0	1
H	H	L	0	1	1	0
H	H	H	0	1	1	1
L	L	M	0	0	0	0
L	L	M	0	0	0	1
L	M	M	0	0	1	0
L	H	M	1	0	1	1
M	L	L	1	1	0	0
M	L	H	1	1	0	1
M	H	L	1	1	1	0
M	H	H	1	1	1	1

```
1:SMB_ALT_ADDR ENABLE
0:SMB_ALT_ADDR DISABLE


1:DEVID_SEL REBRAND
0:DEVID_SEL ORIGINAL

1:PCIE_CFG LOW POWER
0:PCIE_CFG HIGH POWER

1:VGA_DEVICE ENABLE
0:VGA_DEVICE DISABLE
```



Provide VIA at ROM SO close to GPU at bottom



GPU	Vendor	Strap pin	RAMCFG	MPN	LCFC Number
GN18-S5 GN20-S5	Samsung	0x0	000	K4280325BC-HC14	SA00009PL410
	Hynix	0x2	010	H56CBH24AIR-S24	SA000084E040
QN20	Hynix	0x5	101	H56G32CA540X0D5	SA0000C8K00
	Samsung	0x9		K42AF325BM-HC14	SA00009QV20
	Hynix	T8D	T8D	T8D	T8D

Memory Type	Allowed Memory Configuration	FVBDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status	Supported GPU Milestone
GDDR6	2Chx256Mx16	1.35V	Samsung	K4Z80325BC-HC14	C-die	0x0	14 Gbps	2001	Full	Production candidate	ES or later
		1.25V	Hynix	H56C8H24AIR-S2C	A-die	0x2	14 Gbps	N/A	Full	Production candidate	QS or later
		1.2V ¹	Hynix	H56G32C54D0005	C-die	0x0	16 Gbps	N/A	Full	Production candidate	PS or later

Notes:

1. Refer to GN20-S and GN18-S GeForce GPU Product Spec for memory voltages and clocks.

2. For GN20-S5 and GN18-S5, the maximum allowable memory case temperature is 95 °C.

Memory Type	Allowed Memory Configuration	FVBDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status	Supported GPU Milestone
GDDR6	2Chx256Mx16	1.35V	Samsung	K4Z80325BC-HC14	C-die	0x0	14 Gbps	2001	Full	Production candidate	ES or later
		1.25V	Hynix	H56C8H24AIR-S2C	A-die	0x2	14 Gbps	N/A	Full	Production candidate	QS or later
		1.2V ¹	Hynix	H56G32C54D0005	C-die	0x0	16 Gbps	N/A	Full	Production candidate	PS or later

Notes:

1. Refer to GN20-S and GN18-S GeForce GPU Product Spec for memory voltages and clocks.

2. For GN20-S5 and GN18-S5, the maximum allowable memory case temperature is 95 °C.

Table 11. QN20-M2 and QN20-M1-R GDDR6 Recommended Memories


Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status	Supported GPU Milestone
16 Gb	2Chx512Mx16	1.35V 1.25V 1.2V ¹	Samsung	K42AF325BM-HC14	M-die	0x9	14 Gbps	2028	Full	Production candidate	ES or later
				TBD [new 1znm]	C-die	0xA	16 Gbps	N/A	Full	Post-production	TBD

Table 9.3 RAMCFG



Strap Pins See Note			RAMCFG Setting Number
STRAP2	STRAP1	STRAP0	(see Memory RVL for memory configs corresponding to these numbers)
L	L	L	0 (0x0000)
L	L	H	1 (0x0001)
L	H	H	2 (0x0002)
L	H	L	3 (0x0003)
H	L	L	4 (0x0004)
H	L	H	5 (0x0005)
H	H	L	6 (0x0006)
H	H	H	7 (0x0007)
L	L	M	8 (0x0008)
L	M	L	9 (0x0009)

LCFC

55 GPIO



NVVDD



Near GPU

Under GPU






Table 3.11 GB3-64, GB3B-64 Power Rail Filtering

Rail (GPU Ball Name)	Balls	Voltage	Filtering under GPU			Filtering near GPU		
			Footprint	BOM	Value ²	Footprint	BOM ¹	Value ²
NVDD + MSVDD (merged)	113	Varies	8	8	1uF	20	15	22uF
			25	25	10uF	3	2	330uF



FBVDD





UNDER GPU

Close GPU

Table 3.11 GB3-64, GB3B-64 Power Rail Filtering

Rail (GPU Ball Name)	Balls	Voltage	Filtering under GPU			Filtering near GPU		
			Footprint	BOM ¹	Value ²	Footprint	BOM ¹	Value ²
FBVDDQ (GPU side) ^{1,3}	22	1.20V / 1.25V / 1.35V	8	8	1uF	1	1	10uF
			2	2	10uF	3	3	22uF






TABLE: Functional Strap


KS001(Crisis Recovery over keyscan conn)	
CS STRAP	
HIGH	Normal Boot
LOW	Crash Recovery

← LOGIC

KS013(Crisis Recovery over UART)	
UART8 STRAP	
HIGH	Normal Operation
LOW	Use UARTInterface for Crisis recovery

← LOGIC

GPIO207(Comparator 0 Strap pin) [only 144pin package]	
COMP STRAP	
HIGH	Comparator 0 Enabled
LOW	Hardware Default (GPIO input)




LEVEL	EC_PLANNER_ID2
EVT_PVT	HIGH
BT-R and later	LOW


LEVEL	EC_PLANNER_ID2
EVT_PVT	HIGH
BT-R and later	LOW



FAN_ID(GPIO207)



Supplier	ID	Supplier	ID
AVC	High(2)_3.2v	AVC	High(2)_3.2v
Toshiba	Middle(1)_1.65v	Toshiba	Middle(1)_1.65v
DELTA	Low(0)_0v	DELTA	Low(0)_0v






Pin #	Assign
1	VCC (3.3V)
2	IPD DATA
3	IPD RST
4	MIDDLE
5	RIGHT
6	LEFT
7	IPD GND
8	IPD CLK
9	-TP4 ACT
10	-TP4 FW RW EN
11	LED VCC5 (5V)
12	LED PWM
13	Backlight detection
14	LED GND


Num		
Pin #	Label	Assign Purpose
1	LED12B3	Yes - <u>Woc 30 for LED</u>
2	LED12B2	
3	LED12B1	LED1 <u>LED for Exc</u>
4	LED11A	LED2 <u>LED for F1</u>
5	LED11B	LED3 <u>LED for F4</u>
6	LED10A1	LED4 <u>LED for Cap Lock</u>
7	LED10A2	LED5 <u>LED for Num Lock</u>
8	LED12B2	
9	LED12B1	
10	LED12B3	
11	LED12B2	
12	LED12B1	
13	LED12B3	
14	LED12B2	
15	LED12B1	
16	LED12B3	
17	LED12B2	
18	LED12B1	
19	LED12B3	
20	LED12B2	
21	LED12B1	
22	LED12B3	
23	LED12B2	
24	LED12B1	
25	LED12B3	
26	LED12B2	
27	LED12B1	
28	LED12B3	
29	LED12B2	
30	LED12B1	
31	LED12B3	
32	LED12B2	
33	LED12B1	
34	LED12B3	
35	LED12B2	
36	LED12B1	



Connector to planer


Name	Pin#	Type	Function
GND	1	Power	Signal Ground
I2C_CLK	2	IN/OUT	I2C Clock to System I2C I/F on CPU/PCB
GPIO_FW_RVW_DN	3	IN	Enable FW_RVW_DN
VDDIO	4	Power	IO power
-TP4_ACT	5	IN	TrackPoint Activity Status. Please refer to "4.2.8"
I2C_DATA	6	IN/OUT	I2C Data to System I2C I/F on CPU/PCB
V _{DD}	7	Power	Supply power from system. Power is not supplied when pins 5, 33, 34, 35 and 35 are used. (Refer to electrical requirement).
-PDEV_STP	8	IN	This signal is used to disable to report button status and finger status to system when system LCD lid is closed or is in <i>Stand / Tablet</i> modes (Yoga cases). Please refer to "4.2.6-PDEV_STP"
-I2C_INT	9	OUT	Interrupt for I2C communication
NFC_Active	10	IN	This signal should use if NFC Antenna is implemented under touch pad PCB. This signal should be NC or not be used in touch pad PCB if NFC Antenna is not implemented under touch pad PCB. Please refer to "4.2.7 NFC_Active"
PAD_DISABLE	11	IN	This signal is used to disable touch pad. Please refer to "4.2.5 PAD_DISABLE"
TP4LEFT	12	OUT	TrackPoint button signal
TP4MIDDLE	13	OUT	TrackPoint button signal
TP4RIGHT	14	OUT	TrackPoint button signal





Document Number			LCFC	
Size	Custom	Title		Rev
		047_FAN CONNECTOR		0.01
Date:	Friday, December 05, 2021	Sheet	47 of 130	


HDD Support	VCC3M
SSD Only	VCC3B





P/N	ADDR_SEL	Address
LIS2DWLTR	H	32h (W) & 33h (R)
	L	30h (W) & 31h (R)
KX022-1020	H	
	L	
BMA422	H	32h (W) & 33h (R)
	L	30h (W) & 31h (R)


Vendor	P/N	LCFC P/N
ST	LIS2DWLTR	SA00009AQ00
Kionix	KX022-1020	SA000081E00
BOSCH	BMA422	SA0000C1V00

SDO	I2C Address	R1036	R6901	PN
L	30h (W) & 31h (R)	ASM	No ASM	LIS2DWL
H	TBD	No ASM	ASM	BMA422









Place on BOT







TABLE I2C Addressing			
I2C1	Master: EC	TBTC PORT	0x24
	Slave: PD	TBTC PORT	0x20
I2C2	Master: FMC	TBTC PORT	0x27
	Slave: PD	TBTC PORT	0x23
I2C3	Master: PD	TBTC PORT	0x56
	Slave: RT	TBTC PORT	0x57

Document Number		LCFC
Size A	Title 060 BLANK	
Date:	Friday, December 03, 2021	
Sheet		60 of 130











Figure 1: Block diagram of the proposed system architecture. The diagram shows four input channels (12) and two output channels (13). Channel 12, USB P1_TXP, is connected to a CDS05 chip, which is connected to a 2.5V 0.5V V_K_XDR_0001 chip. This chip is connected to a USB P1_TXP_C chip, which is connected to a PEX001_1 chip. The PEX001_1 chip is connected to a 2.5V 0.5V SP chip, which is connected to a USB P1_TXN_CDP chip. Channel 12, USB P1_TXN, is connected to a CDS07 chip, which is connected to a 2.5V 0.5V V_K_XDR_0001 chip. This chip is connected to a USB P1_TXN_CDP chip, which is connected to a PEX002_1 chip. The PEX002_1 chip is connected to a 2.5V 0.5V SP chip, which is connected to a USB P1_TXN_CDP chip. Channel 12, USB P1_RXD, is connected to a CDS05 chip, which is connected to a 2.5V 0.5V V_K_XDR_0001 chip. This chip is connected to a USB P1_RXN_CDP chip, which is connected to a PEX003_1 chip. The PEX003_1 chip is connected to a 2.5V 0.5V SP chip, which is connected to a USB P1_RXN_CDP chip. Channel 12, USB P1_RXN, is connected to a CDS07 chip, which is connected to a 2.5V 0.5V V_K_XDR_0001 chip. This chip is connected to a USB P1_RXN_CDP chip, which is connected to a PEX004_1 chip. The PEX004_1 chip is connected to a 2.5V 0.5V SP chip, which is connected to a USB P1_RXN_CDP chip. The output channels (13) are connected to a USB P1_RXN_CDP chip, which is connected to a PEX005_1 chip. The PEX005_1 chip is connected to a 2.5V 0.5V SP chip, which is connected to a USB P1_RXN_CDP chip. The output channels (13) are connected to a USB P1_RXN_CDP chip, which is connected to a PEX006_1 chip. The PEX006_1 chip is connected to a 2.5V 0.5V SP chip, which is connected to a USB P1_RXN_CDP chip.





M.2 Socket 3 (Key-M) for 2280 S3 SSD
H=2.65mm Connector





Voltage	
CNVI	1.8/3.3
QualC	1.8
MTK	3.3

M.2 Type 1216 Module for WLAN / Bluetooth


Companion RF (CRP)	CNVI	REFCLK	CLKREG
Garfield Peak 2 (GPP2)	Gen2	Not Supported	Not Supported

Platform	CNVI	PCH IP	REFCLK
Alder Lake	Gen2	Solar	Generated inside SoC





M.2 Socket 2 (Key-B) for 3042 S3 WWAN

FULL_CARD_POWER_OFF 1
 TP7401 Test Point 100M
 TP7402 Test Point 100M
 FULL_CARD_POWER_ON 1
 TP7403 Test Point 100M



THE WIDTH OF THESE TRACE SHOULD BE WIDER THAN 35MIL TO PREVENT VOLTAGE DROP.

C303 SHOULD BE PLACED AS CLOSE TO MAGNETICS AS POSSIBLE.



Document Number		LCFC
Size A	Title 079 BLANK	
Date:	Friday, December 03, 2021	Sheet 79 of 130

Document Number		LCFC	
Size A	Title 080 BLANK		Rev 0.01
Date:	Friday, December 03, 2021	Sheet 80 of 130	

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

Document Number		LCFC	
Size B	Title	082_MEDIA CARD CONNECTOR	Rev 01
Date:	Friday, December 03, 2021	Sheet	82 of 130










TABLE MIC HW ENABLE/DISABLE		
	ENABLE	DISABLE
R0805	ASM	NO ASM
	↑	
	LOGIC	








R8503	R8504	R8505	R8506	R8507
1.020k	1.020k	1.020k	1.020k	1.020k
1.020k	1.020k	1.020k	1.020k	1.020k


VCC1R8_BUS	R8504	R8505	R8506	R8507
1.020k	1.020k	1.020k	1.020k	1.020k
1.020k	1.020k	1.020k	1.020k	1.020k




R8514	R8512	R8510	R8513	R8515
1.020k	1.020k	1.020k	1.020k	1.020k
1.020k	1.020k	1.020k	1.020k	1.020k

NEAR EXT MIC CONN

R8515	R8512	R8510	R8513	R8515
1.020k	1.020k	1.020k	1.020k	1.020k
1.020k	1.020k	1.020k	1.020k	1.020k











Document Number		LCFC	
Site	File		
Custom	088 BLANK		
Date	Friday, December 03, 2010	Sheet	88 of 100


Document Number		LCFC
Size A	Title 089 BLANK	
Date:	Friday, December 03, 2021	Sheet 89 of 130

Document Number		LCFC	
Size A	Title 090 BLANK		Rev 0.01
Date:	Friday, December 03, 2021	Sheet 90 of 130	


Document Number		LCFC
Size A	Title 091 BLANK	
Date:	Friday, December 03, 2021	Sheet 91 of 130




Document Number		LCFC	
Size A	Title 092 BLANK		Rev 0.01
Date:	Friday, December 03, 2021	Sheet 92 of 130	





LCD size control
Low:14" Griffin
High:16" Roc





WTB - Camera
- FPR
- PWR SUB BD
- Hall Sensor

For HPD


No.	Pin assignment	No.	Pin assignment
17	IR VCC	18	IR VCC
1	MIC DET	16	MIC VCC
2	HP	15	MIC CLK
3	NC	14	MIC DATA
4	NC	13	NC
5	CAM 3V3	12	CAM 3V3
6	Reverse	11	D
7	MIC GND	10	D
8	DOHD	9	DOHD
19	IR GND	20	IR GND

For Hybrid & RGB


No.	Pin assignment	No.	Pin assignment
17	IR VCC	18	IR VCC
1	MIC DET	16	MIC VCC
2	HP	15	MIC CLK
3	NC	14	MIC DATA
4	NC	13	NC
5	CAM 3V3	12	CAM 3V3
6	Reverse	11	D
7	MIC GND	10	D
8	DOHD	9	DOHD
19	IR GND	20	IR GND

Pin	State
GPIO_A10	High
GPIO_A11	Low
GPIO_A12	High
GPIO_A13	Low

Connector type	Pin	Signal	Sub-board
Connected to system	1	IR VCC	17
	2	IR DET	1
	3	HP	2
	4	NC	3
	5	CAM 3V3	5
	6	Reverse	6
	7	MIC GND	7
	8	DOHD	8
	9	IR GND	19
	10	IR VCC	18
Connected to system	1	IR VCC	17
	2	IR DET	1
	3	HP	2
	4	NC	3
	5	CAM 3V3	5
	6	Reverse	6
	7	MIC GND	7
	8	DOHD	8
	9	IR GND	19
	10	IR VCC	18



For CAM



Document Number		LCFC
Size C	Title 097 BLANK	
Date	Friday, December 03, 2021	Sheet 97 of 136






TABLE of TPM (U9801)			
Vendor	P/N	LCFC P/N	
ST Micro	ST33HTPH2X32AH0	SA0000C8600	
Nuvoton	NPCT760LAAYX	SA0000C3000	
Nations	Z32H330TC-SQN-L4	SA0000C1500	

TABLE			
Pin No	Nations Z32H330TC-SQN-L4	Nuvoton NPCT760LAAYX	ST Micro ST33HTPH2X32AH0
1	VDD	VSB	NC
2	GND	NC	NC
3	NC	NC	NC
4	NC	GPIO/PP	NC
5	NC	GPIO3	NC
6	NC	GPIO3	GPIO LP
7	PP	NC	GPIO PP
8	VDD	VHIO	NC
9	GND	NC	NC
10	NC	NC	NC
11	NC	NC	NC
12	NC	GPIO4	NC
13	NC	NC	NC
14	VDD	NC	NC
15	NC	NC	NC
16	GND	GND	NC
17	SPI RST#	RST#	SPI RST#
18	SPI PIRQ#	PIRQ#/GPIO2	SPI PIRQ#
19	SPI CLK	SCLK	SPI CLK
20	SPI CS#	SCSA/GPIO5	SPI CS#
21	MOSI	MOSI/GPIO7	MOSI
22	VDD	VHIO	VPS
23	GND	GND	NC
24	MISO	MISO	MISO
25	NC	NC	NC
26	NC	NC	NC
27	NC	NC	NC
28	NC	NC	NC
29	NC	SDA/GPIO0	NC
30	NC	SDA/GPIO1	NC
31	NC	NC	NC
32	GND	NC	NC



Document Number		LCFC	
Size A	Title 099_SCREW HOLES		Rev 0.01
Date:	Friday, December 03, 2021	Sheet 99 of 130	



Job Custom	Title BATTERY CHARGER(BQ25710)
Name Yashvir, January 05, 2020	Price 0.01

TABLE 1: NB693A CLM

Mode	CLM	Resistor to GND
M1	7A	0
M2	10A	50K
M3	13A	150K
M4	16A	>230K or Float


← LOGIC

TABLE 2: NB693A Mode 1 Control

Mode	VOUT	FS	Resistor to GND
M1	V _{in} -3V, V _{ref} -0.6V	700KHz	0
M2	V _{in} -3V, V _{ref} -0.6V	700KHz	90K
M3	V _{in} -3V, V _{ref} -1.8V	700KHz	150K
M4	V _{in} -3V, V _{ref} -1.8V	700KHz	>230K or Float

← LOGIC

VCCS_PD
TDC: 5.8A
OCF: 10A






TABLE NB687GQ:EN1/EN2

State	EN1	EN2	VDDQ	VTTREF	VTT	VFP
S0	High	High	ON	ON	ON	ON
S3	Low	High	ON	ON	OFF(High-Z)	ON
S4/S5	Low	Low	OFF	OFF	OFF	OFF
Others	High	Low	OFF	OFF	OFF	OFF

TABLE NB687GQ:MODE


State	USM	Fs	Resistor to GND
M1	NO	700KHz	0
M2	YES	700KHz	90K
M3	NO	500KHz	150K
M4	YES	500KHz	>230K or Float

VOC188_9
Index= 3A




Vcore: PWM1/2/3
 28W perf TDC:63A lccMax:109A
 28W Base TDC:47A lccMax:80A
 15W perf TDC:43A lccMax:80A
 15W base TDC:32A lccMax:60A


PC0937 Layout place near to Pin1




PC0938 Layout place near to Pin1




PC0939 Layout place near to Pin1





Document Number		LCFC	
Size Custom	Title 110_DC/DC VCCCPUCORE_DE_CAP		Rev 0.01
Date:	Tuesday, January 04, 2022	Sheet	110 of 130

VCCGT1-->PWM6/CS6
PC1168 Layput place near to Pin1

[illegible]

VCCPCORE
IDC=14A
IscMax=32A

Table PL1201

SUMIDA 0624CDMCCDS R22MC-D
CYNTEC CML5062D-R22MS-88
MURATA FCUL3634-H-R22M-F3

Reserve for emergency action




TABLE 1: Model select

Model	12.000	12.000	12.000
Q1	12.000	12.000	12.000
Q2	12.000	12.000	12.000
Q3	12.000	12.000	12.000
Q4	12.000	12.000	12.000

TABLE 2: Load

Model	Load	Load	Load
Q1	12.000	12.000	12.000
Q2	12.000	12.000	12.000
Q3	12.000	12.000	12.000
Q4	12.000	12.000	12.000

← Logic

TABLE 3: Model select




Model	12.000	12.000	12.000
Q1	12.000	12.000	12.000
Q2	12.000	12.000	12.000
Q3	12.000	12.000	12.000
Q4	12.000	12.000	12.000

TABLE 4: VDS control bit logic

Model	VDS	VDS	VDS
Q1	12.000	12.000	12.000
Q2	12.000	12.000	12.000
Q3	12.000	12.000	12.000
Q4	12.000	12.000	12.000

Logic →


Logic →



Document Number		LCFC	
Size	Custom	Title	Rev
		113 DC/DC VCCPCHCORE DE_CAP	0.01
Date:	Tuesday, January 04, 2022	Sheet	113 of 130


BLANK

Document Number		LCFC	
Size	File		
Custom	114_BLANK	Rev 0.01	
Date	Thursday, January 24, 2025	Sheet 114 of 150	



BLANK


Document Number		LCFC	
Size A	Title		
	118 BLANK	0.01	
Date:	Tuesday, January 04, 2022	Sheet 118 of 130	
	2	1	



Document Number		LCFC	
Size A	Title 120_LOAD SW VIDEO		Rev 0.01
Date:	Tuesday, January 04, 2022	Sheet	120 of 130





5 4 3 2 1






Document Number		LCFC	
Size Custom	Title 122_LOAD SW LAN		Rev 0.01
Date:	Tuesday, January 04, 2022	Sheet 122 of 130	

5 4 3 2 1


PQ2301
TOSHIBA : SSM6K513NU
AOS : AON2420
FAIRCHILD : FDMA8878




PQ2302
TOSHIBA : SSM6K504NU
ROHM : RF4E080BNTR
AOS : AON2420




PQ2401
TOSHIBA : SSM6K504NU
ROHM : RF4E080BNTR
AOS : AON2420



PQ2402
TOSHIBA : SSM6K513NU
AOS : AON2420
FAIRCHILD : FDMA8878




PQ2403
TOSHIBA : SSM6K504NU
ROHM : RF4E080BNTR
AOS : AON2420



BLANK

Document Number		LCFC	
Size A	Title BLANK		Rev 0.01
Date:	Tuesday, January 04, 2022	Sheet	126 of 31





BLANK